

COURSE MODULE OF THE SUBJECT TAUGHT FOR THE SESSION 2025-26 (ODD SEM)

Faculty Name: Mr. J N Karthik				Academic Year: 2025 – 2026			
Department: CSE- Data Science							
Course Code	Course Title	Core / Elective	Prerequisite	Contact Hours			Total Hrs/ Sessions
				L	T	P	
BCS302	Digital Design and Computer Organization	Core	Introduction to Electronics Communication	4	-	2	40L+20P
Course Objectives	<ul style="list-style-type: none"> To demonstrate the functionalities of binary logic system To explain the working of combinational and sequential logic system To realize the basic structure of computer system To illustrate the working of I/O operations and processing unit 						
Topics Covered as per Syllabus							
Module-1 Introduction to Digital Design: Binary Logic, Basic Theorems And Properties Of Boolean Algebra Boolean Functions, Digital Logic Gates, Introduction, The Map Method, Four-Variable Map, Don't-Care Conditions, NAND and NOR Implementation, Other Hardware Description Language – Verilog Model of a simple circuit.							
Module-2 Combinational Logic: Introduction, Combinational Circuits, Design Procedure, Binary Adder- Subtractor Decoders, Encoders, Multiplexers. HDL Models of Combinational Circuits – Adder, Multiplexer, Encoder Sequential Logic: Introduction, Sequential Circuits, Storage Elements: Latches, Flip-Flops.							
Module-3 Basic Structure of Computers: Functional Units, Basic Operational Concepts, Bus structure, Performance Processor Clock, Basic Performance Equation, Clock Rate, Performance Measurement.Machine Instructions and Programs: Memory Location and Addresses, Memory Operations, Instruction and Instruction sequencing, Addressing Modes.							
Module-4 Input/output Organization: Accessing I/O Devices, Interrupts – Interrupt Hardware, Enabling and Disabling Interrupts, Handling Multiple Devices, Direct Memory Access: Bus Arbitration, Speed, size and Cost of memory systems. Cache Memories – Mapping Functions.							
Module-5 Basic Processing Unit: Some Fundamental Concepts: Register Transfers, Performing ALU operations fetching a word from Memory, Storing a word in memory. Execution of a Complete Instruction Pipelining: Basic concepts, Role of Cache memory, Pipeline Performance.							

LAB COMPONENT EXPERIMENTS

1. Given a 4-variable logic expression, simplify it using appropriate technique and simulate the same using basic gates.
2. Design a 4 bit full adder and subtractor and simulate the same using basic gates.
3. Design Verilog HDL to implement simple circuits using structural, Data flow and Behavioural model.
4. Design Verilog HDL to implement Binary Adder-Subtractor – Half and Full Adder, Half and Full Subtractor.
5. Design Verilog HDL to implement Decimal adder.
6. Design Verilog program to implement Different types of multiplexer like 2:1, 4:1 and 8:1.
7. Design Verilog program to implement types of De-Multiplexer.
8. Design Verilog program for implementing various types of Flip-Flops such as SR, JK and D.

List of Textbooks

1. M. Morris Mano & Michael D. Ciletti, Digital Design With an Introduction to Verilog Design, 5e, Pearson Education.
2. Carl Hamacher, Zvonko Vranesic, Safwat Zaky, Computer Organization, 5 th Edition, Tata McGraw Hill.

Web links and Video Lectures (e-Resources)

<https://cse11-iiith.vlabs.ac.in/>

Course Outcomes

CO1: Apply the K–Map techniques to simplify various Boolean expressions.
 CO2: Design different types of combinational and sequential circuits along with Verilog programs.
 CO3: Describe the fundamentals of machine instructions, addressing modes and Processor performance.
 CO4: Explain the approaches involved in achieving communication between processor and I/O devices.
 CO5: Analyze internal Organization of Memory and Impact of cache/Pipelining on Processor Performance.

Internal Assessment Marks: 50 (CIE marks for the theory component are 25 marks and that for the practical component is 25 marks. 25 marks for the theory component are split into 15 marks for internal Assessment Tests and 10 marks for other Assessment. 25 marks for the practical component are split into 15 marks for the conduction of the experiment and preparation of laboratory record, and 10 marks for the test to be conducted after the completion of all the laboratory sessions.).

The Correlation of Course Outcomes (CO's) and Program Outcomes (PO's)

Subject Code	BCS302	TITLE: Digital Design and Computer Organization						Faculty Name	Mr. J N Karthik				
List of Course Outcomes	Program Outcomes												Total
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	
CO-1	2	-	-	-	-	-	-	-	-	-	-	-	2
CO-2	2	2	2	-	3	-	-	-	-	-	-	-	9
CO-3	2	-	-	-	-	-	-	-	-	-	-	-	2
CO-4	2	-	-	-	-	-	-	-	-	-	-	-	2
CO-5	2	2	-	-	-	-	-	-	-	-	-	-	4
Total	10	04	02	-	03	-	-	-	-	-	-	-	19

Note: 3 = Strong Contribution, 2 = Average Contribution, 1 = Weak Contribution, - = No Contribution

The Correlation of Course Outcomes (CO's) and Program Specific Outcomes (PSO's)

Subject Code	BCS302	TITLE: Digital Design and Computer Organization	Faculty Name	Mr. J N Karthik
List of Course Outcomes	Program Specific Outcomes			Total
	PSO-1	PSO-2	PSO-3	
CO-1	2	-	-	2
CO-2	2	-	-	2
CO-3	2	-	-	2
CO-4	2	-	-	2
CO-5	2	-	-	2
Total	10	-	-	10