

DEPARTMENT OF CSE-DATA SCIENCE

COURSE MODULE OF THE SUBJECT TAUGHT FOR THE SESSION 2025-26 (ODD SEM)

Course Syllabi with CO's

LAB COMPONENT EXPERIMENTS

- Given a 4-variable logic expression, simplify it using appropriate technique and simulate the same using basic gates.
- Design a 4 bit full adder and subtractor and simulate the same using basic gates.
- Design Verilog HDL to implement simple circuits using structural, Data flow and Behavioural model.
- Design Verilog HDL to implement Binary Adder-Subtractor – Half and Full Adder, Half and Full Subtractor.
- Design Verilog HDL to implement Decimal adder.
- Design Verilog program to implement Different types of multiplexer like 2:1, 4:1 and 8:1.
- Design Verilog program to implement types of De-Multiplexer.
- Design Verilog program for implementing various types of Flip-Flops such as SR, JK and D.

List of Textbooks

- M. Morris Mano & Michael D. Ciletti, Digital Design With an Introduction to Verilog Design, 5e, Pearson Education.
- Carl Hamacher, ZvonkoVranesic, SafwatZaky, Computer Organization, 5 th Edition, Tata McGraw Hill.

Web links and Video Lectures (e-Resources)

<https://cse11-iiith.vlabs.ac.in/>

Course Outcomes	CO1: Apply the K-Map techniques to simplify various Boolean expressions.
	CO2: Design different types of combinational and sequential circuits along with Verilog programs.
	CO3: Describe the fundamentals of machine instructions, addressing modes and Processor performance.
	CO4: Explain the approaches involved in achieving communication between processor and I/O devices.
	CO5: Analyze internal Organization of Memory and Impact of cache/Pipelining on Processor Performance.

Internal Assessment Marks: 50 (CIE marks for the theory component are 25 marks and that for the practical component is 25 marks. 25 marks for the theory component are split into 15 marks for internal Assessment Tests and 10 marks for other Assessment. 25 marks for the practical component are split into 15 marks for the conduction of the experiment and preparation of laboratory record, and 10 marks for the test to be conducted after the completion of all the laboratory sessions.).

The Correlation of Course Outcomes (CO's) and Program Outcomes (PO's)

Subject Code	BCS302	TITLE: Digital Design and Computer Organization							Faculty Name	Mr. J N Karthik			
List of Course Outcomes	Program Outcomes												Total
	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	
CO-1	2	-	-	-	-	-	-	-	-	-	-	-	2
CO-2	2	2	2	-	3	-	-	-	-	-	-	-	9
CO-3	2	-	-	-	-	-	-	-	-	-	-	-	2
CO-4	2	-	-	-	-	-	-	-	-	-	-	-	2
CO-5	2	2	-	-	-	-	-	-	-	-	-	-	4
Total	10	04	02	-	03	-	-	-	-	-	-	-	19

Note: 3 = Strong Contribution, 2 = Average Contribution, 1 = Weak Contribution, - = No Contribution

The Correlation of Course Outcomes (CO's) and Program Specific Outcomes (PSO's)

Subject Code	BCS302	TITLE: Digital Design and Computer Organization		Faculty Name	Mr. J N Karthik
List of Course Outcomes	Program Specific Outcomes				
	PSO-1	PSO-2	PSO-3	Total	
CO-1	2	-	-	-	2
CO-2	2	-	-	-	2
CO-3	2	-	-	-	2
CO-4	2	-	-	-	2
CO-5	2	-	-	-	2
Total	10	-	-	-	10