



# **Department of Electrical and Electronics Engineering**

## COURSE MODULES OF THE COURSE TAUGHT FOR THE ODD SESSION AUG-DEC 2024-25

#### Course Syllabi with CO's

| Faculty Name: Mrs. Swathi C A  |   |               |                   |  | Academic Year: 2024-25 |   |   |   |              |  |
|--|---|---------------|-------------------|--|------------------------|---|---|---|--------------|--|
| Department: Electrical & Electronics Engineering   |   |               |                   |  |                        |   |   |   |              |  |
| Course Code  |   |               | D                 |  | Contact Hours          |   |   |   | Total Hrs/   |  |
|  | Course Litle  | Core/Elective | Prerequisite      |  | L                      | Т | Р | S | Sessions     |  |
| BEE 306A   | Digital Logic<br>Circuits   | Elective      | Basic Electronics |  | 3                      | - | - | - | 40 Hr Theory |  |
| Objectives   | <ul> <li>To illustrate simplification of algebraic equations using Karnaugh Maps and Quine-McClusky methods</li> <li>To design decoders, encoders, digital multiplexer, adders, subtractors and binary comparators</li> <li>To explain latches and flip-flops, registers and counters</li> <li>To analyze Melay and Moore Models</li> <li>To develop state diagrams synchronous sequential circuits</li> <li>To understand the applications of sequential circuits</li> </ul> |               |                   |  |                        |   |   |   |              |  |
| Topics Covered as per Syllabus   |   |               |                   |  |                        |   |   |   |              |  |
| Module-1:       8 hours         Principles of Combinational Logic: Definition of combinational logic, canonical forms, Generation of switching         equations from truth tables, Karnaugh maps-3,4,5 variables, Incompletely specified functions (Don't care terms)         Simplifying Max term equations, Quine-Mc Cluskey minimization technique, Quine-Mc Cluskey using don't care terms,         Reduced prime implicants Tables |   |               |                   |  |                        |   |   |   |              |  |
| Modulo 2:  |   |               |                   |  |                        |   |   |   |              |  |
| Analysis and Design of Combinational logic: General approach to combinational logic design. Decoders. BCD  |   |               |                   |  |                        |   |   |   |              |  |
| decoders, Encoders, digital multiplexers, Using multiplexers as Boolean function generators, Adders and  |   |               |                   |  |                        |   |   |   |              |  |
| subtractors, Cascading full adders, Look ahead carry, Binary comparators.  |   |               |                   |  |                        |   |   |   |              |  |
| Module-3:         8 hours           Flip-Flops: Basic Bistable elements, Latches, Timing considerations, The master-slave flip-flops (pulse triggered flip-flops):SR flip-flops, JK flip-flops, Edge triggered flip- flops. Characteristic equations   |   |               |                   |  |                        |   |   |   |              |  |
| Module -4:   |   |               |                   |  |                        |   |   |   |              |  |
| <b>Flip-Flops Applications</b> : Registers, binary ripple counters, synchronous binary counters, Counters based on shift registers, Design of a synchronous counter, Design of a synchronous mod-n counter using clocked T, JK, D and SR flip-flops.   |   |               |                   |  |                        |   |   |   |              |  |
| Module-5: 8 hours  |   |               |                   |  |                        |   |   |   |              |  |
| Sequential Circuit Design: Mealy and Moore models, State machine notation, Synchronous Sequential circuit  |   |               |                   |  |                        |   |   |   |              |  |
| analysis, Construction of state diagrams, counter design.<br>Memories: Read only and Read/Write Memories. Programmable ROM, EPROM, Flash memory.   |   |               |                   |  |                        |   |   |   |              |  |
| List of Text Books and Reference Books   |   |               |                   |  |                        |   |   |   |              |  |
| Text Books:  |   |               |                   |  |                        |   |   |   |              |  |
| (1) John M Yarbrough, Digital logic applications and design, Thomson Learning, 2001.   |   |               |                   |  |                        |   |   |   |              |  |
| (2) Donald D Givone, Digital Principles and design, MC Graw Hill 2002.   |   |               |                   |  |                        |   |   |   |              |  |
| (3) Charles H Roth Jr, Larry L Kinney, Fundamentals of logic design, Cengage Learning, 7th Edition.  |   |               |                   |  |                        |   |   |   |              |  |
| (1) D.R.Kothari and J.S. Dhillon Digital aircuits and design Destron 2016  |   |               |                   |  |                        |   |   |   |              |  |
| (2) Morris Mano Digital Design PHI 3rd edition   |   |               |                   |  |                        |   |   |   |              |  |
| (3) K.A. Navas, Electronics Lab Manual, Vol.1, PHI 5th edition, 2015.  |   |               |                   |  |                        |   |   |   |              |  |
|  |   |               |                   |  |                        |   |   |   |              |  |

### ATME COLLEGE OF ENGINEERING

13<sup>th</sup> Kilometer, Mysore-Kanakapura-Bangalore Road, Mysore – 570 028 P: 0821-2593335 F: 0821-2593328 Email: <u>info@atme.in</u>, Web : www.atme.in





# **Department of Electrical and Electronics Engineering**

| List of URL   | s, Text Books, Notes, Multimedia Content, etc   |  |  |  |  |
|---|---|--|--|--|--|
| 1. https://onlinecourses.nptel.ac.in/noc20_ee32/preview |   |  |  |  |  |
| 2. You  | Tube videos on digital electronics  |  |  |  |  |
| 3. Natio  | onal Instruments: https://education.ni.com/teach/resources/1104/digital-electronics               |  |  |  |  |
|   | At the end of the course the students will be able to:  |  |  |  |  |
|   | 1. <b>Explain</b> the concept of combinational and sequential logic circuits. [2]                 |  |  |  |  |
| Course<br>Outcomes                                      | 2. Analyse and <b>design</b> combinational circuits. [3]  |  |  |  |  |
|   | 3. <b>Describe</b> and characterize flip flops and its applications.[L2]                          |  |  |  |  |
|   | Design the sequential circuits using SR, JK, D and T flip-flops and Melay and Moore applications. |  |  |  |  |
|   | [3]   |  |  |  |  |
|   | 5. <b>Design</b> applications of combinational and sequential circuits. [3]                       |  |  |  |  |
|   | 6. <b>Employ</b> the digital circuits for different applications. [3]                             |  |  |  |  |
| Internal Asse   | essment Marks: 50 (2 Theory Tests of 25Marks each + 2 Assignments of 10 Marks each are            |  |  |  |  |
| conducted du  | ring thesemester and marks allotted based on average all the performances).                       |  |  |  |  |

#### Course Faculty **BEE306A TITLE: Digital Logic Circuits** Mrs. Swathi C A Code: Name: **Program Outcomes** List of Course **PO1 PO2** PO3 **PO4 PO5 PO6 PO7 PO8 PO9** PO10 PO11 PO12 PS01 PSO<sub>2</sub> Outcomes CO-1 3 2 2 2 2 \_ \_ \_ \_ \_ \_ \_ \_ \_ **CO-2** 3 3 2 2 2 \_ \_ \_ \_ \_ \_ \_ \_ \_ 2 2 2 2 **CO-3** --\_ ------\_ **CO-4** 2 2 2 2 ------\_ -\_ -3 3 2 2 **CO-5** --\_ \_ -\_ -\_ \_ \_ 2 2 **CO-6** \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \_

#### The Correlation of Course Outcomes (CO's) and Program Outcomes (PO's)

**Note:** 3 = Strong Contribution 2 = Average Contribution

1 = Weak Contribution '-'= No Contribution